## PATENT ABSTRACTS OF JAPAN

(11) Publication number: 09181938 A

(43) Date of publication of application: 11.07.97

(51) Int. CI

H04N 5/12 H04N 5/10

(21) Application number: 07341522

(22) Date of filing: 27.12.95

(71) Applicant:

**NEC CORP** 

(72) Inventor:

NIJIMA SHINJI


## (54) HORIZONTAL SYNCHRONIZING SIGNAL **GENERATING CIRCUIT**


## (57) Abstract:

PROBLEM TO BE SOLVED: To provide a horizontal synchronizing signal output by accurately extracting a horizontal synchronization input after a vertical synchronizing signal period regardless of an odd numbered filed and an even numbered field.

SOLUTION: The generating circuit is provided with a selector 12 which selects either of output signals B, D of a count decoder 17 and provides an output of the selected signal as an input mask signal MI and a selector F/F 11 receiving a self-generating signal C and an output signal of an AND gate 2 to select the operation of the selector 12. Then an invalid period of an edge detection signal E is revised when a composite synchronizing signal SY is normally received and a horizontal synchronizing output signal SH is generated corresponding to a fault input.

COPYRIGHT: (C)1997,JPO






http://www.ipdl.jpo.go.jp/Tokujitu/tjitement.ipdl

01/02/24

4/4 ページ

2/4 ベージ

01/02/24



http://www.ipdl.jpo.go.jp/Tokujitu/tjitemont.ipdl

SY (B) STAIR TO SANDY— N 4 A T

http://www.ipdl.jpo.go.jp/Tokujitu/tjitement.ipdl

【図5】

01/02/24 --

http://www.ipdl.jpo.go.jp/Tokujitu/tjitement.ipdl